Preview

DTCO CFET A5 Spice RO – NsNs - Application Example

In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of CFET ring oscillators are obtained and their power-performance is analyzed.
Project Name: DTCO_CFET_A5_NsNs_Spice_RO
PDF revision of 17 January 2025
Download document only (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 976 MB
Download PDF

{“@id”:”/api/v1/downloads/2712″,”@type”:”Download”,”id”:2712,”title”:”DTCO CFET A5 Spice RO \u2013 NsNs – Application Example”,”filename”:”DTCO_CFET_A5_NsNs_Spice_RO”,”abstract”:” In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of CFET ring oscillators are obtained and their power-performance is analyzed. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:22115,”name”:”DTCO_CFET_A5_NsNs_Spice_RO.zip”,”bytes”:1023512394},{“@type”:”File”,”id”:22116,”name”:”DTCO_CFET_A5_NsNs_Spice_RO.png”,”bytes”:28993},{“@type”:”File”,”id”:22117,”name”:”DTCO_CFET_A5_NsNs_Spice_RO.pdf”,”bytes”:932684}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/32″,”@type”:”DownloadTag”,”id”:32,”name”:”finfet”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/110″,”@type”:”DownloadTag”,”id”:110,”name”:”TutExaCat-Appl.: Advanced CMOS Logic”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/171″,”@type”:”DownloadTag”,”id”:171,”name”:”release-gts-2024-09″},{“@id”:”/api/v1/download_tags/172″,”@type”:”DownloadTag”,”id”:172,”name”:”TutExaPrio-0″}],”date”:”2025-01-17T00:00:00+01:00″,”authors”:null}