Preview

DTCO Spice CFET A5 SRAM – Application Example

In this example, an efficient approach for DTCO is demonstrated which combines parasitics extraction (PEX), BSIM model card calibration, and SPICE simulations of a 6T-SRAM cell employing CFET A5 technology with pMOS pass-gates.
Project Name: DTCO_CFET_A5_Spice_SRAM
PDF revision of 28 January 2026
Download document only (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 544 MB
Download PDF

{“@id”:”/api/v1/downloads/3059″,”@type”:”Download”,”id”:3059,”title”:”DTCO Spice CFET A5 SRAM \u2013 Application Example”,”filename”:”DTCO_CFET_A5_Spice_SRAM”,”abstract”:” In this example, an efficient approach for DTCO is demonstrated which combines parasitics extraction (PEX), BSIM model card calibration, and SPICE simulations of a 6T-SRAM cell employing CFET A5 technology with pMOS pass-gates. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:26222,”name”:”DTCO_CFET_A5_Spice_SRAM.zip”,”bytes”:569937924},{“@type”:”File”,”id”:26223,”name”:”DTCO_CFET_A5_Spice_SRAM.png”,”bytes”:16888},{“@type”:”File”,”id”:26224,”name”:”DTCO_CFET_A5_Spice_SRAM.pdf”,”bytes”:748171}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/97″,”@type”:”DownloadTag”,”id”:97,”name”:”cfet”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/117″,”@type”:”DownloadTag”,”id”:117,”name”:”TutExaCat-Appl.: Memory”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/172″,”@type”:”DownloadTag”,”id”:172,”name”:”TutExaPrio-0″},{“@id”:”/api/v1/download_tags/183″,”@type”:”DownloadTag”,”id”:183,”name”:”release-gts-2025-09″}],”date”:”2026-01-28T00:00:00+01:00″,”authors”:null}