Parasitics Extraction of an Inverter Cell - Application Example

{“@id”:”/api/v1/downloads/1931″,”@type”:”Download”,”id”:1931,”title”:”Parasitics Extraction of an Inverter Cell – Application Example”,”filename”:”PEX_Inverter”,”abstract”:” Demonstrates the extraction of parasitic resistances and capacitances (PEX) on the example of an inverter cell in FinFET technology. Processing, visualization of data and extraction of netlists are shown. “,”level”:2,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:17342,”name”:”PEX_Inverter.png”,”bytes”:37532},{“@type”:”File”,”id”:17343,”name”:”PEX_Inverter.zip”,”bytes”:178715046},{“@type”:”File”,”id”:17344,”name”:”PEX_Inverter.pdf”,”bytes”:1771457}],”tags”:[{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/32″,”@type”:”DownloadTag”,”id”:32,”name”:”finfet”},{“@id”:”/api/v1/download_tags/67″,”@type”:”DownloadTag”,”id”:67,”name”:”python api”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/165″,”@type”:”DownloadTag”,”id”:165,”name”:”release-gts-2023-03″}],”date”:”2023-11-20T00:00:00+01:00″,”authors”:null}