In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of FinFET SRAM cells are obtained and their performance is analyzed.
Project Name: DTCO_FinFET_N7_Spice_SRAM
PDF revision of 20 November 2023
Download document only (PDF)
Document, read in your PDF viewer;
1 MB
Download project (data + PDF)
Simulation files for GTS Framework;
128 MB