DTCO Spice RO using CFET – NsNs - Application Example

{“@id”:”/api/v1/downloads/2024″,”@type”:”Download”,”id”:2024,”title”:”DTCO Spice RO using CFET \u2013 NsNs – Application Example”,”filename”:”DTCO_CFET_Nx_NsNs_Spice_RO”,”abstract”:” An efficient approach for DTCO is demonstrated which combines parasitics extraction (PEX), BSIM model card extraction, and SPICE simulations of ring oscillators in CFET/NsNs technology. There is an analogous example for FinFin. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:17621,”name”:”DTCO_CFET_Nx_NsNs_Spice_RO.png”,”bytes”:16994},{“@type”:”File”,”id”:17622,”name”:”DTCO_CFET_Nx_NsNs_Spice_RO.pdf”,”bytes”:1084721},{“@type”:”File”,”id”:17623,”name”:”DTCO_CFET_Nx_NsNs_Spice_RO.zip”,”bytes”:333352869}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/97″,”@type”:”DownloadTag”,”id”:97,”name”:”cfet”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/165″,”@type”:”DownloadTag”,”id”:165,”name”:”release-gts-2023-03″}],”date”:”2023-11-20T00:00:00+01:00″,”authors”:null}