DTCO Based on RC Analysis - Application Example

{“@id”:”/api/v1/downloads/1942″,”@type”:”Download”,”id”:1942,”title”:”DTCO Based on RC Analysis – Application Example”,”filename”:”DTCO_FinFET_N7_RC_analysis”,”abstract”:” In this example, an efficient approach for DTCO of FinFET technology is demonstrated which combines FEOL transistor simulations and BEOL parasitics extraction (PEX) of inverter cells. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:17379,”name”:”DTCO_FinFET_N7_RC_analysis.png”,”bytes”:9968},{“@type”:”File”,”id”:17380,”name”:”DTCO_FinFET_N7_RC_analysis.pdf”,”bytes”:815613},{“@type”:”File”,”id”:17381,”name”:”DTCO_FinFET_N7_RC_analysis.zip”,”bytes”:268578300}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/32″,”@type”:”DownloadTag”,”id”:32,”name”:”finfet”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/165″,”@type”:”DownloadTag”,”id”:165,”name”:”release-gts-2023-03″}],”date”:”2023-11-20T00:00:00+01:00″,”authors”:null}