In this example front- and mid-of-line (FEOL/MOL) gate capacitance components are extracted with an automated TCAD flow. There are two extraction methods presented, of which one will employ gate-length modulation to validate the accuracy of the more efficient approach.
Project Name: FEOL_GateCapacitanceExtraction_FinFET
PDF revision of 28 January 2026
Download document only (PDF)
Document, read in your PDF viewer;
1 MB
Download project (data + PDF)
Simulation files for GTS Framework;
34 MB