Preview

DTCO FinFET N7 Spice SRAM with Variability - Application Example

In this example, a PEX of SRAM cells in FinFET technology is conducted to obtain the full SPICE netlist. Together with the corresponding transistor model cards, this netlist is used for accurate and fast simulation of SRAM KPIs including variability (RDD, MGG, and geometrical).
Project Name: DTCO_FinFET_N7_Spice_SRAM_RelVar
PDF revision of 20 November 2023
Download document only (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 87 MB
Download PDF

{“@id”:”/api/v1/downloads/1927″,”@type”:”Download”,”id”:1927,”title”:”DTCO FinFET N7 Spice SRAM with Variability – Application Example”,”filename”:”DTCO_FinFET_N7_Spice_SRAM_RelVar”,”abstract”:” In this example, a PEX of SRAM cells in FinFET technology is conducted to obtain the full SPICE netlist. Together with the corresponding transistor model cards, this netlist is used for accurate and fast simulation of SRAM KPIs including variability (RDD, MGG, and geometrical). “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:17329,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.zip”,”bytes”:91447904},{“@type”:”File”,”id”:17330,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.png”,”bytes”:15099},{“@type”:”File”,”id”:17331,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.pdf”,”bytes”:669012}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/32″,”@type”:”DownloadTag”,”id”:32,”name”:”finfet”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/117″,”@type”:”DownloadTag”,”id”:117,”name”:”TutExaCat-Appl.: Memory”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/148″,”@type”:”DownloadTag”,”id”:148,”name”:”TutExaCat-Appl.: Reliability & Variability”},{“@id”:”/api/v1/download_tags/165″,”@type”:”DownloadTag”,”id”:165,”name”:”release-gts-2023-03″}],”date”:”2023-11-20T00:00:00+01:00″,”authors”:null}