DTCO Spice RO using CFET – FinFin - Application Example

{“@id”:”/api/v1/downloads/1982″,”@type”:”Download”,”id”:1982,”title”:”DTCO Spice RO using CFET \u2013 FinFin – Application Example”,”filename”:”DTCO_CFET_Nx_FinFin_Spice_RO”,”abstract”:” An efficient approach for DTCO is demonstrated which combines parasitics extraction (PEX), BSIM model card extraction, and SPICE simulations of ring oscillators in CFET/FinFin technology. There is an analogous example for NsNs. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:17515,”name”:”DTCO_CFET_Nx_FinFin_Spice_RO.png”,”bytes”:17797},{“@type”:”File”,”id”:17516,”name”:”DTCO_CFET_Nx_FinFin_Spice_RO.zip”,”bytes”:904497550},{“@type”:”File”,”id”:17517,”name”:”DTCO_CFET_Nx_FinFin_Spice_RO.pdf”,”bytes”:1086767}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/97″,”@type”:”DownloadTag”,”id”:97,”name”:”cfet”},{“@id”:”/api/v1/download_tags/165″,”@type”:”DownloadTag”,”id”:165,”name”:”release-gts-2023-03″}],”date”:”2023-11-20T00:00:00+01:00″,”authors”:null}