In this example, the steady state IdVg characteristics, and the transient Write, Read, and Retention operations of Saddle FinFET DRAM (1T1C) technology are simulated.
Project Name: Saddle_FinFET
PDF revision of 17 January 2025
Download document only (PDF)
Document, read in your PDF viewer;
1 MB
Download project (data + PDF)
Simulation files for GTS Framework;
61 MB