Preview

DTCO NS FS A14 Spice RO ProEmu – Application Example

In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of Nanosheet and Forksheet ring oscillators are obtained and their power-performance is analyzed.
Project Name: DTCO_NS_FS_A14_Spice_RO_ProEmu
PDF revision of 18 June 2026
Download document only (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 322 MB
Download PDF

{“@id”:”/api/v1/downloads/3237″,”@type”:”Download”,”id”:3237,”title”:”DTCO NS FS A14 Spice RO ProEmu – Application Example”,”filename”:”DTCO_NS_FS_A14_Spice_RO_ProEmu”,”abstract”:” In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of Nanosheet and Forksheet ring oscillators are obtained and their power-performance is analyzed. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:30061,”name”:”DTCO_NS_FS_A14_Spice_RO_ProEmu.zip”,”bytes”:337770449},{“@type”:”File”,”id”:30062,”name”:”DTCO_NS_FS_A14_Spice_RO_ProEmu.pdf”,”bytes”:1400065},{“@type”:”File”,”id”:30063,”name”:”DTCO_NS_FS_A14_Spice_RO_ProEmu.png”,”bytes”:30999}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/98″,”@type”:”DownloadTag”,”id”:98,”name”:”nanosheet”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/155″,”@type”:”DownloadTag”,”id”:155,”name”:”proemu”},{“@id”:”/api/v1/download_tags/172″,”@type”:”DownloadTag”,”id”:172,”name”:”TutExaPrio-0″},{“@id”:”/api/v1/download_tags/175″,”@type”:”DownloadTag”,”id”:175,”name”:”forksheet”},{“@id”:”/api/v1/download_tags/187″,”@type”:”DownloadTag”,”id”:187,”name”:”release-gts-2026-03″}],”date”:”2026-06-18T00:00:00+02:00″,”authors”:null}