Preview

DTCO FinFET N7 Spice SRAM – ProEmu – Application Example

In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of finfet ring oscillators are obtained using ProEmu and their power-performance is analyzed.
Project Name: DTCO_FinFET_N7_Spice_SRAM_ProEmu
PDF revision of 18 June 2026
Download document only (PDF)
Document, read in your PDF viewer; < 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 141 MB
Download PDF

{“@id”:”/api/v1/downloads/3294″,”@type”:”Download”,”id”:3294,”title”:”DTCO FinFET N7 Spice SRAM – ProEmu – Application Example”,”filename”:”DTCO_FinFET_N7_Spice_SRAM_ProEmu”,”abstract”:” In this example, an efficient approach for DTCO is demonstrated which combines TCAD with parasitics extraction (PEX), transistor model card extraction, and SPICE simulations. Accurate circuit representations of finfet ring oscillators are obtained using ProEmu and their power-performance is analyzed. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:29989,”name”:”DTCO_FinFET_N7_Spice_SRAM_ProEmu.png”,”bytes”:12762},{“@type”:”File”,”id”:29990,”name”:”DTCO_FinFET_N7_Spice_SRAM_ProEmu.pdf”,”bytes”:446023},{“@type”:”File”,”id”:29991,”name”:”DTCO_FinFET_N7_Spice_SRAM_ProEmu.zip”,”bytes”:147566002}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/98″,”@type”:”DownloadTag”,”id”:98,”name”:”nanosheet”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/117″,”@type”:”DownloadTag”,”id”:117,”name”:”TutExaCat-Appl.: Memory”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/187″,”@type”:”DownloadTag”,”id”:187,”name”:”release-gts-2026-03″}],”date”:”2026-06-18T00:00:00+02:00″,”authors”:null}