Preview

DTCO CFET A5 Cell Analysis - Application Example

In this example, different cells of the A5 technology node are analyzed for timing and power performance to generate a PDK based on the liberty format standard. Note that this example requires the output of the example darkergrayDTCO CFET A5 Spice Model Extractor as input.
Project Name: DTCO_CFET_A5_CellAnalysis
PDF revision of 27 August 2025
Download document only (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF
Download project (data + PDF)
Simulation files for GTS Framework; 83 MB
Download PDF

{“@id”:”/api/v1/downloads/2799″,”@type”:”Download”,”id”:2799,”title”:”DTCO CFET A5 Cell Analysis – Application Example”,”filename”:”DTCO_CFET_A5_CellAnalysis”,”abstract”:” In this example, different cells of the A5 technology node are analyzed for timing and power performance to generate a PDK based on the liberty format standard. Note that this example requires the output of the example darkergrayDTCO CFET A5 Spice Model Extractor as input. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:23968,”name”:”DTCO_CFET_A5_CellAnalysis.pdf”,”bytes”:571415},{“@type”:”File”,”id”:23969,”name”:”DTCO_CFET_A5_CellAnalysis.png”,”bytes”:34665},{“@type”:”File”,”id”:23970,”name”:”DTCO_CFET_A5_CellAnalysis.zip”,”bytes”:87478739}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/110″,”@type”:”DownloadTag”,”id”:110,”name”:”TutExaCat-Appl.: Advanced CMOS Logic”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/172″,”@type”:”DownloadTag”,”id”:172,”name”:”TutExaPrio-0″},{“@id”:”/api/v1/download_tags/173″,”@type”:”DownloadTag”,”id”:173,”name”:”pdk”},{“@id”:”/api/v1/download_tags/174″,”@type”:”DownloadTag”,”id”:174,”name”:”liberty”},{“@id”:”/api/v1/download_tags/180″,”@type”:”DownloadTag”,”id”:180,”name”:”release-gts-2025-03″}],”date”:”2025-08-27T00:00:00+02:00″,”authors”:null}