DTCO FinFET N7 Spice SRAM with Variability – Application Example

{“@id”:”/api/v1/downloads/3140″,”@type”:”Download”,”id”:3140,”title”:”DTCO FinFET N7 Spice SRAM with Variability – Application Example”,”filename”:”DTCO_FinFET_N7_Spice_SRAM_RelVar”,”abstract”:” In this example, a PEX of SRAM cells in FinFET technology is conducted to obtain the full SPICE netlist. Together with the corresponding transistor model cards, this netlist is used for accurate and fast simulation of SRAM KPIs including variability (RDD, MGG, and geometrical). “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:29756,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.zip”,”bytes”:183805129},{“@type”:”File”,”id”:29757,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.png”,”bytes”:15146},{“@type”:”File”,”id”:29758,”name”:”DTCO_FinFET_N7_Spice_SRAM_RelVar.pdf”,”bytes”:572068}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/32″,”@type”:”DownloadTag”,”id”:32,”name”:”finfet”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/114″,”@type”:”DownloadTag”,”id”:114,”name”:”TutExaCat-Area: DTCO / Technology to Design”},{“@id”:”/api/v1/download_tags/115″,”@type”:”DownloadTag”,”id”:115,”name”:”TutExaCat-Appl.: DTCO, Cell/Circuit Optimization”},{“@id”:”/api/v1/download_tags/116″,”@type”:”DownloadTag”,”id”:116,”name”:”TutExaCat-Appl.: Layout to Circuit, Parasitics Extraction”},{“@id”:”/api/v1/download_tags/117″,”@type”:”DownloadTag”,”id”:117,”name”:”TutExaCat-Appl.: Memory”},{“@id”:”/api/v1/download_tags/118″,”@type”:”DownloadTag”,”id”:118,”name”:”TutExaCat-Tool: GTS Cell Designer”},{“@id”:”/api/v1/download_tags/148″,”@type”:”DownloadTag”,”id”:148,”name”:”TutExaCat-Appl.: Reliability & Variability”},{“@id”:”/api/v1/download_tags/187″,”@type”:”DownloadTag”,”id”:187,”name”:”release-gts-2026-03″}],”date”:”2026-06-18T00:00:00+02:00″,”authors”:null}