Demonstrates the usage of the GTS Nano Device Simulator (NDS) to model the effect of source-drain tunneling in a Si nMOS and a SiGe pMOS nanowire transistor.
Project Name: NDS_Source_Drain_Tunneling
PDF revision of 20 November 2023
Download document only (PDF)
Document, read in your PDF viewer;
1 MB
Download project (data + PDF)
Simulation files for GTS Framework;
24 MB