Efficient Modeling of Source/Drain Tunneling in Ultra-Scaled Transistors

O. Baumgartner, La. Filipovic, and H. Kosina, M. Karner, Z. Stanojevic, H.W. Cheng-Karner
In this work, a comprehensive investigation of the effect of source/drain tunneling in ultra-scaled transistors is presented. A novel approach to efficiently and accurately incorporate the quantum-mechanical effects of source/drain (S/D) tunneling in semi-classical device simulators has been developed. The ballistic quantum transport model has been implemented as part of the Vienna-Schrödinger-Poisson simulation and modeling framework. The transport formalism is based on the quantum transmitting boundary method and has been extended to provide recombination and generation rates of carriers due to the direct tunneling current across the source/drain barrier. The model has been used to investigate the effect of direct S/D tunneling on device performance in ultra-scaled double-gate and nanowire transistors. The variations in transfer and output characteristics due to the tunneling effect have been calculated for different gate lengths and channel widths. The influence on the drain induced barrier lowering is shown.
Publication date: 11 September 2015
Download document (PDF)
Document, read in your PDF viewer; 1 MB
Download PDF

{“@id”:”/api/v1/downloads/391″,”@type”:”Download”,”id”:391,”title”:”Efficient Modeling of Source/Drain Tunneling in Ultra-Scaled Transistors”,”filename”:”SISPAD-2015_Efficient-Modeling-SD-Tunneling-Ultrascale-Transistors”,”abstract”:”In this work, a comprehensive investigation of the effect of source/drain tunneling in ultra-scaled transistors is presented. A novel approach to efficiently and accurately incorporate the quantum-mechanical effects of source/drain (S/D) tunneling in semi-classical device simulators has been developed. The ballistic quantum transport model has been implemented as part of the Vienna-Schr\u00f6dinger-Poisson simulation and modeling framework. The transport formalism is based on the quantum transmitting boundary method and has been extended to provide recombination and generation rates of carriers due to the direct tunneling current across the source/drain barrier. The model has been used to investigate the effect of direct S/D tunneling on device performance in ultra-scaled double-gate and nanowire transistors. The variations in transfer and output characteristics due to the tunneling effect have been calculated for different gate lengths and channel widths. The influence on the drain induced barrier lowering is shown.”,”level”:null,”doi”:”10.1109/SISPAD.2015.7292294″,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:1584,”name”:”SISPAD-2015_Efficient-Modeling-SD-Tunneling-Ultrascale-Transistors.pdf”,”bytes”:548488}],”tags”:[{“@id”:”/api/v1/download_tags/20″,”@type”:”DownloadTag”,”id”:20,”name”:”publication”},{“@id”:”/api/v1/download_tags/44″,”@type”:”DownloadTag”,”id”:44,”name”:”vsp”},{“@id”:”/api/v1/download_tags/46″,”@type”:”DownloadTag”,”id”:46,”name”:”nanowire”},{“@id”:”/api/v1/download_tags/58″,”@type”:”DownloadTag”,”id”:58,”name”:”nds”},{“@id”:”/api/v1/download_tags/60″,”@type”:”DownloadTag”,”id”:60,”name”:”innovation”},{“@id”:”/api/v1/download_tags/70″,”@type”:”DownloadTag”,”id”:70,”name”:”si pathfinding”}],”date”:”2015-09-11T00:00:00+02:00″,”authors”:”O. Baumgartner, La. Filipovic, and H. Kosina, M. Karner, Z. Stanojevic, H.W. Cheng-Karner”}