1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar

{“@id”:”/api/v1/downloads/3325″,”@type”:”Download”,”id”:3325,”title”:”1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar”,”filename”:”IMW-2021_15-nm-Node-Surrounding-Gate-Transistor-SGT-SRAM-Cell-with-Staggered-Pillar-and-Self-Aligned-Process-for-Gate-Bottom-Contact-and-Pillar”,”abstract”:”We propose the architecture and manufacturing process of 6 surrounding-gate-transistor (SGT) SRAM cell for the 1.5nm technology node. The staggered layout and self-aligned patternings have successfully realized a transition from 5nm to 1.5nm node with the same SGT diameter. Electrical characteristics by TCAD simulation are finally demonstrated.”,”level”:null,”doi”:”10.1109/IMW51353.2021.9439625″,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:29611,”name”:”IMW-2021_15-nm-Node-Surrounding-Gate-Transistor-SGT-SRAM-Cell-with-Staggered-Pillar-and-Self-Aligned-Process-for-Gate-Bottom-Contact-and-Pillar.nofile”,”bytes”:0}],”tags”:[{“@id”:”/api/v1/download_tags/20″,”@type”:”DownloadTag”,”id”:20,”name”:”publication”},{“@id”:”/api/v1/download_tags/46″,”@type”:”DownloadTag”,”id”:46,”name”:”nanowire”},{“@id”:”/api/v1/download_tags/54″,”@type”:”DownloadTag”,”id”:54,”name”:”layout”},{“@id”:”/api/v1/download_tags/95″,”@type”:”DownloadTag”,”id”:95,”name”:”vertical”},{“@id”:”/api/v1/download_tags/101″,”@type”:”DownloadTag”,”id”:101,”name”:”sram”},{“@id”:”/api/v1/download_tags/209″,”@type”:”DownloadTag”,”id”:209,”name”:”Logic gates”},{“@id”:”/api/v1/download_tags/229″,”@type”:”DownloadTag”,”id”:229,”name”:”Field effect transistors”},{“@id”:”/api/v1/download_tags/237″,”@type”:”DownloadTag”,”id”:237,”name”:”Manufacturing processes”},{“@id”:”/api/v1/download_tags/238″,”@type”:”DownloadTag”,”id”:238,”name”:”Microprocessors”},{“@id”:”/api/v1/download_tags/239″,”@type”:”DownloadTag”,”id”:239,”name”:”Gallium arsenide”},{“@id”:”/api/v1/download_tags/240″,”@type”:”DownloadTag”,”id”:240,”name”:”Computer architecture”},{“@id”:”/api/v1/download_tags/241″,”@type”:”DownloadTag”,”id”:241,”name”:”SGT”},{“@id”:”/api/v1/download_tags/242″,”@type”:”DownloadTag”,”id”:242,”name”:”surrounding gate transistor”},{“@id”:”/api/v1/download_tags/243″,”@type”:”DownloadTag”,”id”:243,”name”:”pillar”},{“@id”:”/api/v1/download_tags/244″,”@type”:”DownloadTag”,”id”:244,”name”:”high density”},{“@id”:”/api/v1/download_tags/245″,”@type”:”DownloadTag”,”id”:245,”name”:”self-aligned”}],”date”:”2021-05-16T00:00:00+02:00″,”authors”:”Yisuo Li, Kenichi Kanazawa, Tetsuo Izawa, Koji Sakui, Georg Strof, Oskar Baumgartner, Gerhard Rzepa, Markus Karner, Zlatan Stanojević, Nozomu Harada, and Fujio Masuoka”}