• Applications
    • Technology Path-Finding
      • Advanced CMOS Logic
      • Path-Finding beyond Silicon
    • —
    • Technology to Design
      • DTCO, Cell / Circuit Optimization
      • Layout to Circuit, Parasitics Extraction
    • —
    • Premium TCAD
      • Memory – VNAND, DRAM, PCM, FRAM…
      • CMOS Image Sensors
      • Displays
      • Analog: Power, Radio-Frequency
  • Products
    • Products Overview
    • —
    • Infrastructure
      • GTS Framework
    • —
    • Advanced Solutions
      • GTS Nano-Device Simulator
      • GTS Cell Designer
    • —
    • Process
      • GTS ProEmu
    • —
    • Device & Circuit
      • GTS Structure
      • GTS Minimos-NT
      • GTS VSP
      • GTS Vision
  • Services
    • Services Overview
    • —
    • TCAD Consulting
    • Bespoke Software
    • Research Projects
  • Resources
    • Resources Overview
    • —
    • Download Software, Manuals
    • Tutorials & Appl. Examples
    • Publications, Whitepapers
  • GTS
    • About GTS
      • Contact
      • News
      • Key Personnel
      • Careers
    • —
    • Partners & Cooperations
    • Testimonials
    • Press Coverage
  • MyGTS
    • MyGTS Home
    • SimulateOnline
    • Login / Edit Profile
  • EN
Predictions based on physics.
News

ARCTIC near the Arctic

2. December 2025

ARCTIC meeting in Helsinki 2025GTS Senior Scientist Mischa Thesberg met with others in the EU-Funded Advanced Research on Cryogenic Technologies for Innovative Computing (ARCTIC) consortium in Helsinki, Finland. This consortium drives towards advancing cryogenic semiconductor technology – in both classical and quantum computing – and bolstering a European ecosystem and presence in this cutting-edge space.

<< All news (overview) GTS in the news Contact GTS

Related

News

  • GTS Con­trib­utes to Cryo­gen­ic Semi­con­duc­tor Re­search at IRPS 2026
  • Multi­scale Mod­el­ing for Re­con­fig­urable Bio­sen­sors
  • GTS @ TU Wien
  • GTS @ SISPAD 2025
  • GTS @ ESSERC 2024: Material and Device Development for Ferroelectric Nanowire Transistors with TCAD
  • GTS @SISPAD2022: CSFET, PCM/PRAM OTS
  • How can quantum transport models be implemented into device TCAD?
  • NC-FET, FeRAM: GTS @ VLSI and NCFET Research Grant

Tutorials & Examples

  • Saddle FinFET – Application Example
  • DTCO Based on Nanosheet Full Cell RO – Application Example
  • Simulation Flow with DOE, Process and Device Splits – Getting Started II Tutorial
  • DTCO CFET A5 Spice Model Extractor – Application Example
  • DTCO FinFET N7 Spice RO ProEmu – Application Example
  • Introduction to Cell Designer – N7 Technology Simulation – Tutorial
  • Flash Memory MFGMOS – Application Example
  • DTCO CFET A5 Spice RO – FinFin – ProEmu – Application Example
  • DTCO Based on RC Analysis – Application Example
  • DTCO CFET A5 Spice RO – NsNs – ProEmu – Application Example
  • DTCO CFET A5 Spice RO – NsNs – Application Example
  • Mechanical Stress Simulation – Application Example
  • DTCO Based on Full Cell RO – Application Example
  • Advanced Scripting – Tutorial
  • Planar - ProEmu – Application Example
  • GTS Nano Device Simulator Gate-All-Around FinFET – Application Example
  • NMOS at cryogenic temperatures using QFT – Application Example
  • DTCO FinFET N7 Spice SRAM with Variability – Application Example
  • DTCO CFET A5 Cell Analysis – Application Example
  • GTS Nano Device Simulator Bulk FinFET – Application Example

Pages

  • Path-Finding beyond Silicon
  • TCAD Consulting
  • GTS Framework
  • Premium TCAD

GTS TCAD Vienna

Global TCAD Solutions GmbH

Bösendorferstraße 1/12

1010 Wien, Austria

T: +43 1 9255049
M: info(at)globaltcad.com

follow us:

  • Imprint
  • Privacy Policy
  • CTC
  • EULA
  • Press Area